Warning: Undefined variable $s in /var/www/public_html/osl/classes/DAO.php on line 959
NAOJ GW Elog Logbook
LOG-IN
Displaying report 1-1 of 1.
R&D (FilterCavity)
Print this report.
NaokiAritomi - 08:13, Thursday 10 October 2019 (1727)Get code to link to this report
Frequency tuning of coherent control sidebands (CCFC)

[Aritomi, Yuhang, Yaochin]

We could see transmission of both coherent control sidebands (CCSB) from filter cavity at CCD camera with 40mW green. Pic.1 shows upper CCSB transmission at camera. We found that when CC PLL frequency is 7MHz, AOM frequency of upper CCSB is 109.04179MHz and lower CCSB is 109.02990MHz while AOM frequency of carrier is around 109.036 MHz. In CC locking of filter cavity, either of CCSB is on resonance and other CCSB should be separated by ~100Hz. So we tuned CC PLL frequency in order to have ~100Hz of CCSB separation frequency. Note that AOM frequency separation corresponds to twice of CC frequency separation.

CC PLL frequency (MHz) AOM frequency of upper sideband (MHz) AOM frequency of lower sideband (MHz) CC frequency separation (Hz)
7 109.04179 109.02990 5940
6.997 109.03608 109.03599 45
6.9967 109.03665 109.03528 685
6.9963 109.03728 109.03461 1335
6.995 109.03991 109.03189
4010
4010
6.993 109.04322 109.02855 7335

Frequency separation with 6.997MHz of CC PLL is close to frequency separation that we want, but AOM frequency with 6.997MHz of CC PLL is not so precise since CC transmission seems not changing at camera around this region and we couldn't distinguish upper and lower sideband.

Pic. 3 shows plot of CC PLL frequency and CC frequency separation. The fitting result is

CC frequency separation (Hz) = -1907605 * CC PLL frequency (MHz) + 13347486

If you want to have 108 Hz of CC frequency separation, CC PLL frequency should be 6.996930 MHz or 6.997043 MHz.

After we set CC PLL 6.997MHz, we found that CC1,2 error signal oscillated since demodulation frequency of CC1,2 was not tuned. After we set demodulation frequency of CC1 6.997*2=13.994MHz and demodulation frequency of CC2 6.997MHz, the oscillation dissappeared and we could lock CC1,2. However, when we open the CC2 loop, CC2 error signal has low frequency oscillation (Pic. 2) due to residual frequency difference between CC PLL and demodulation phase and it is difficult to remove.

Images attached to this report
1727_20191010011342_img7895.jpg 1727_20191010011348_img7898.jpg 1727_20191029074921_ccseparation.png
Comments related to this report
NaokiAritomi - 20:19, Thursday 26 November 2020 (2293)

Actually, the errors of the fitting parameters are -1907605 +/- 36859 and 13347486 +/- 257882. This error is quite large with respect to 108 Hz. We need to fine tune CC PLL frequency by looking at CCFC error signal.